Introduction
In a recent iuue of Proceeding6 of the IEEE, special section on Application-Specific IC'r, the editor6 rtate:
The field of integrated circuib hm been undergo ing a metamorphwis. The change ir away from chip6 designed by great expert6 and murufactured in high volume, to unique chips designed by 6yst5ms engineer6 with little or no apertbe in rcmiconductor technology and manufactured in comparatively 6mall quantities. Typically . . . the rystems engineers reside in close proximity to where the systems that use the IC chip6 ue made. This metamorphollis is being accomullhed through the cooperation and changing ;oles of ihe expert IC designers and systems engineer6 and the increased availability of CAD tools. The primary impetus for these changes is the need to bring new and unique products to market in the rhortest possible time while incorporating the advantage6 integration offers, ruch 6s reduced weight and volume, higher reliability, improved performance, and low power consumption PI*" The editorial goee on to document the rpectacular growth of ASIC'r and projects that over half of all K's will 6oon be of the application-specific variety.
The advent of the ASIC together with rcveral related dc velopmentsis being felt in the field of very large Kale detectors in a unique way. Indeed, these develonments are cominn at a time when yet -mother i&reMe in the-magnitude of de&or6 for the Sunerconductinn Suoer Collider fSSCl is beinn ioruridered. Undoubtedly th; timely advent of A~IC's is &%g~b share in fueling development of ryrtem6 cortllidered impractical a few short years ago.
Research. by its nature. demand6 innovation. However. very large 6&e-detector6 require a level of highly disciplined engineering if they are to be built within time and bud6etarv co&raint$ and an exceMive level of innovation in the &sigh can be a hrndrance rather than an advantage toward the chief end. How do we judge the level to which new electronic6 technology should be introduced into a new detector design? What UC the costs versw the benefits of doing ro? Drawing from experience 666ociated with the on-going design of the large SLAC detector known as SLD, slated for completion by 1989, this paper will explore these queetion6.
Engineering (&3alr for Ekctronics in Detector Design
Depending upon the rize and scope of a project, one may ret different goal6 for the electronics d4gn. For example, if the project b rmall and co~ist.~~ of a relatively modest investment in electroniur, the best engineering solution may be to purchase off-the-rhelf rtandard module6 and exerci6e innovation onlv as ~..pccessary to integrate the variou6 component6 together. Even at this level, one must be very careful not to "over-engineer" the rystem with a clever approach or new design, unless there h a much longer-range and co6tju6tified view in mind. Innc+ vation at this level introduces more problem6 than benefits. At the opposite extreme, namely the very largest phyric6 detectors being built around the world today. the rituation ie much more difficult to 662x66; and the potential benefit6 of innovation are much more 6eductive. Appropriately, the pitfalls are considerably deeper and more numerous. The electronic6 engineering group6 in many of our National Laboratories are typically not entitisa in which vigorous R&D k practiced without a very rpeci6c application in mind. Therefore, the New Detector t not only an aciting tool for the Dhvrici6ts. but it may well be the only vehicle by which enaibe&s may~practice their creative iru&cL as well-. This can be a happy rymbio6i6 of need and desire, or it can be a recipe for disaster. A detector which comee on-line a year late because of problem6 666ociated with 6ome innovative tubyrtem would be considered at Iea6t a modest di66&er even if it ultimately worked very well. However, there b a potential for disaster with a detector of even conventional design, ju6t by the nature of its magnitude and complexity. It rhould be remembered that the detector6 of today rival in l i6e, cat and complexity the accelerators of a decade or two ago; so even without innovation, they are considerable feat.6 of engineering.
The major goal, therefore, ir to build a high-performance detector, in which the electronic6 6erves the end goals of performing to rtatc-of-thtart specifications, and of being built on time and within budget. That irr, if compromises mu& be made M~~nnovatron and 6ound engineermg, the latter must preWhat do we mean by 6ound engineering? Bcaides timeline66 and planning within budget co&rainb,~knd enginnring al60 mean6 designing for performance. testability. reliability, and ea6e of operation and-maintenance. None of today'6 d& tectors ue "e66y' to operate, but engineering rhould address the problem6 of the bo6t of it6 ability with these goals in mind.
The use of ASIC'E and other modem technologies, therefore, must rupport thin overall goal. For the system designer, this translate6 into a requirement that design, prototyping and testing tools for the new technologies be mastered. A practical interpretation of thb requirement ir that design tools andfart prototype turn uound be made routine in the laboratory 6etting, by a combination of in-hou.6e and rupporting local industry capabilitks.
For example, design at all levels may be accomplished in the laboratory, with prototyping 6upport from either in-house or local vendors. The main objective is to arrive at a 6na1, tested design 66 quickly and efficiently as possible, with production-quality documentation which can then be confidently rubmitted to vendors for competitive bid. g. The People Problem A major problem faced by laboratories embarking on the design of a large new ryrtem, whether it be a detector or an entire ucelerator or upgrade, b the problem of uquiring and maintaining a team of people with the necessary mix of skills.
Since ruch projects are not the tteady-rtate diet of many of our laboratories, many of the necessary rkilb may not be present, or may ha& fallen into disuse, and may have to be developed mew. The rkill6 being referred to.are.those of large-rcale system conceptual design, rystems engineering, test engineering, and project engineering. In addition, the laboratory may be poorly equipped at the kvel of rupport 6ervice6, ruch 6s mechanical and electronic de6igner6, prototype rhops, production rhops, and 6y6km coordination. If all of thare elements are not pre6ent, or at Iwt latent, the overall project execution will be poor.
Naturally. the laboratories abound with creative people, both physic&s and engineers, who are eager to participate in the conceutual de6ian of a no&t. This L the level at which one has d opportu%ty to &e;cire one's most interesting and constructive ideas, and eventually ree them become reality.
But this level h&s a very rhort time on a given project, af--_ ter which a team of engineers, phyrici6ts and rupport groups of all kind6 mu6t ryrtematically grind through a reries of very -.
Invited tdk presented at tbe Nuclear Science Symposium, San Francisco, Cdifornia, October 21-23, 1987 difficult problem6 of detailed design, space ~6~6, management conflicts, personnel difficulties, laboratory priorities, funding difficulties, shop problems, inter-laboratory collaboration conflicts, etc., etc., for an intensive period which typically Ia6b four or five years.
-In other words, ten percent innovation mulrt be followed by ninety percent dedication and very hard, sometime6 boring, work? It ie a difficult management feat under the best of conditions to hold together a team for such a long period; it is-doubly difficult if the job is not technically intereeting for other6 beside6 the physic&s who will ultimately garner their Nobel Prize6 using the instrument.
Therefore, one advantage of an approach involving 6ome interesting level of innovation is that the engineering and perhaps also the support staff (non-R&D) rtaff) will be more highly motivated, and the team will function better. The danger, of course, is that the level of innovation must be manageable by the engineering team and support, and not overwhelming; otherwise, schedules will slip, and team morale and effectiveneee will suffer. Regardless of whether it L a high or a low level of innovation, the team will function best and morale will remain high when goals are set and consistently met. The higher the level of innovation, the more difficult this is to achieve.
Technical Risks versus Benefits
At the outset of this paper, the current technology revolution spurred by the advent of application specific K's WM mentioned, in the context of powerful new tool6 for the system6 ei;girieer engaged in bringing products to the marketplace. In no less of a sense, the task of engineering in the large phyeics environment is to bring product6 to the "market" of a mccessful completed design. The usual question6 need to be answered. Is the proposed design going to have a lifetime beyond this psrtitular project? If 130. additional develoument time and monev may be-warranted.
Is the design taking maximum advantage of the technology at hand, a6 well 66 developments which are 'just around the corner" and will become available in time to..be used in this project? This is a dangerous area: many a project has been scuttled because the engineer designed it with the latest "available" chip, only to find the product later abandoned by the manufacturer, or worse, left in limbo, being neither available nor unavailable. Interestingly, ASIC's have the potential to overcome this problem which is common among manufacturer6 who must have a singularly large customer base to justify ma6s production of a less 6pecific (and therefore less attractive, less cost effective product.
This at least will be true 6~3 long 66 rilicon foun d rie6 continue to offer attractive pricing and deliveries for custom IC production.
Another question is, how risky is the technology being pre posed? Example6 of high risk are true custom IC's which have about a one-year design cycle, and for which more than one round of rework would be intolerably costly in term6 of time and funds. Less risky would be the implementation of a commercial Gate Array or Linear Array where the cells are very well characterized and can be fully computer simulated o priori; or a semicustom IC design using standard cell6 and manufacturer's design tools. High risk technology can be undertaken at the very beginning of a five-year nroiect. but if it fails. the conaequen& may be-& severeior &mple& recovery. It would be better to have a lead time for truly innovative development6 so that by the time a major project ws6 to start, basic building bh%k6would be on hand, and the ltss risky tasks of forming these parts into complete 6ubSyEtem6 could be undertaken with confidence
The major part of any project, after the design of first prototypes, is to achieve a full set of true production models from which to construct the complete system. This is the most engineering-intensive part of the project, and probably the one where most mistakes are made, and most over-run6 experienced. First of aI& the dtiger of over-design is ever present. This may happen in the first place because of a desire to build a great deal of "smarts" or sophietication into the device or product. This is always an attraction of a new design effortthe desire to set arinht all the foible6 of nast historv in a single. elegant design. Thi additional design joad, howe;er, couded with the difficulty of getting agreement on rcahng down of such goals, will often lead to a syndrome of endless cycle6 of minor redesign, rework, and improvement; the consequent "improvements" are invariably more complex, thus compounding the implementation problem. Neither the physicists nor the engineers wish to compromise what they perceive at the time as important performance goals, with the result that the project manager findsthat his production goals have slipped by months and designs are still the same incremental distance from completion. After such commitment6 are made, it is very hard, or hnposeible perhaps, to find a more modest path.
6. The Design Tools Ptiblem
Along with the appropriation of new'design architectures and higher levels of ryrtems integration come6 a requirement for new design tool6 and methods, rpecifically CAD/CAE k computer aided design, computer aided engineering) tools. he lower level tools are those which allow desjgn and draftinn of circuit6 and printed circuit boards, and the higher level cohprises 6imilar t&l6 for circuit simulation and anaiysis, and remicustom or full custom IC design. For a large and complex project, all of these tools are needed at some level, either for use directly by the laboratory staff, or accessed via a vendor; in the latter cMe, the work may be done using a vendor'6 standard tools, or the design job may be contracted to the vendor entirely once a specification is agreed upon.
Theoretically, with the powerful new CAE tools now available. all new analon. dinital and svstem designs should be modelled in software and exercised by computer simulation before a single wire ie soldered to the circuit board. From these design simulations, detailed designs can be undertaken, further rimulated, and eventually the design file6 passed directly to the automated PC board router to produce the first, undoubtedly perfect, prototype which will need only one small wire moved, or a minor modification in the mechanics, before being confidently committed to mass production.
Simultaneously, the design file from CAD is passed through to a universal tester which can 6essily" be software configured to test any analog or digital parameter on any shape or size of board, hybrid, or even a custom integrated circuit.
The production tester whizzes through all such designs in microseconds, and even helps the troubled field and maintenance technician pinpoint knotty problem6 which the human mind is too frail to perceive. In operation, of course, the device6 themselves are selfdiagnosing-and wili call up the machine or experiment operator. before thev have a malfunction. to sav 'I think I'm going to be sick." &cause the entire de6ign was accomplishgd on an integrated set of CAD tools, documentation is perfect, and the field technician or user can walk to the nearest available graphics terminal to find out anything that could possibly be known about the device in question.
This scenario is approximately one light-year from reality, galactically speaking, -Although some fragment of the necessarv tools exist. thev fall far short of the manufacturer's "hype" in performance: No-single tool doe6 even a major fraction ofthe necessary tasks, which leaves us with the rather formidable job of integrating such systems ourselves in our own laboratoriesor. conceivablv. decidinn not to do so on the basis that it is an &possible ta&. The Lo-rapid introduction of too many of these tools with their exaggerated claims can cause a rapid decrease, rather than the desired increase, in productivity and quality of the designs.
Interestingly, all of the impressive design tools which are emerging and which are extremely useful, do not solve the probkm-of improving engineering quality and overall productivitv. which should be the chief goal. This goal remains to be achieved by a combination of sound management coupled with ' sound engineering judgment, and not by the tools themselves.
The tools. in fact. because of the need to invest so heavily in training and structural changes within the organization, will at least temporarily cause disruption and a decrease in productivity. A slow designer, whether engineer or technician, may become. and REMAIN even slower when he or she is handed an unfamiliar tool. For some of the staff, of course, adaptabilitv will be rauid and even suectacular: but some other fraction $obably will become ineffective, which causes a real disruption and a management burden which is not easily discharged.
In the introduction of new design tools and technologies, two major problem6 present themselves. The first id the technical learning curve for the engineering staff, which ie generally the easier to crrcomplish; but more significant b the management and support component, which affects the entire technical/managerial support structure and ALL personnel who must eventually cope with the new technology. Generally speaking, 5 the engineering staff are moreadaptable than the technical and managerial support 6taff, especially in a laboratory where the st.aff is mature and hss not been used to adapting rapidly to change; this results in another insidious problem, namely that the engineering staff find6 itself doing more and more of the work which one would really prefer to have done by the rupport staff. in narticular the desinn and finishine of hinhlv comnlex circuits, hybrids, and pri&d circuit board de&&; but -al60 including the more mundane aspects such as the contr6,cting of vendor services of various kind6 and the specifying and ordering of custom IC's, hybrid6 and components. This situation is forced upon the innovative engineers even more strongly if the overall volume of such designs exceed6 the capacity of that small portion of the technical/managerial support staff which is prepared to cope with it. The condition persists until 6ome later time when the support staff come6 up to speed.
A related problem ln the design 6upport area is that once people are trained in a new technology utilizing sophisticated CAD design tools, they become a 6&e com&odiiy which is in hinh demand bv the industrv as a whole: attrition of such people, followed by the arduous problem of recruiting and retwining, can be a deadly combination.
Thus we may see technological risks emerging midway through a long project in the form of a loss of key support or engineering personnel.
Acquisition of the needed design tools and capabilities therefore must be done with care toward not only which are the most cost-effective or most powerful tools, but also toward a consideration of the larger support structure needed to sustain those tools, in particular the key personnel who will utilize and maintain them. In terms of costs, the least cost is for the tools themselves, and the highest coet is the investment needed to retrain staff and develop a long term stable support structure.
Since decision6 of this nature have an impact on the laboratory 6s a whole, it is important to give drong consideration to building tools which not onlv onerate well in isolation. but which fit well into an overall in&grated system of design tools and support services.
The Testing Problem
It is difficult to reconcile, but the fact remains that in modern microelectronics design in large data acquisition systems, AT LEAST as much ennineerinn effort must be anolied to the design and implementaGon of t&ters and testing,*A to the design itself. A6 subsystem6 become more complex, larger, and higher density, this problem becomes exacerbated. Moreover, the larger and more complex piece.6 are inevitably more intricately coupled, and since the 6tandard interface6 one is ueed to dealing with are removed farther and farther from the bulk of the circuitry, the problem6 are difficult to separate, and tend to fall more-heavily onto a single design engineer.~ We have noticed this trend some vears aeo with the FASTBUS board. which equal6 roughly 3 CAMAE boards; and we observe the same trend more recently with highly integrated front-end systems, where in fact the amount and complexity of circuitry being+&ced on a single front-end assembly equals or exceed6 the complexity found in an entire crate of electronics a few short years ago. Obviously, we need to revise our thinking on the proper way to manage the engineering of such projects.
The problem of designing and testing a large, very high density FASTBUS board is an interesting example. With today's electronics components, we can place enormous power on such a piece of real estate. The question is, where should we draw the line? What is the tradeoff between complexity and total real estate? Consider the SLD Waveform Sampling Module (WSM), the most densely packed and sophisticated module we have attempted to date. Thie single-width module can receive eight parallel data stream6 into its auxiliary port which represent the data from eight analog fiber optic channels, all being clocked at 1.5 yet per word. Each of the eight thannels are corrected for linearity and offset through a full custom IC, sparsified, and the corrected reduced data stored in local data memory. Calibration memory is on-board 10 that each channel in the 6ystem operatea with full parallelism for maxlmum throughput.
The density of memory requires special packaging technique6 using the den6e& available chips (tww rided daughter-board6 plugged into the FASTBUS board).
Thi6 design ir a challenge, both ln it6 function, which has gone through several iteration6 of choice of on-board processors and roftware, M well a6 ln packaging. Dnce a basic channel design b achieved, it is worth packaging 66 many channels a6 possible onto the board, power and cooling permitting, in order to minimize the number of module6 and crates in the system, 6ince there is a relatively tied, and rather expensive, overhead associated with each FASTBUS slot. Therefore the density goals are clearly desirable.
What about the co&? The module has t&en more than, twice the design effort originally envisaged, partly because of the number of iteratiomr, which translates into twice the design time and twice the design cost. Turnaround of even a partially instrumented unit ln the rhop is extremely time consuming, even with our powerful CAD tools. One reaSon ie, that there are no shortcut6 ln design, and ALL complex pieces of the derign must proceed in concert and/or wquentially.
Parallel efforts were applied to certain rub666emblies, such a6 the custom IC. the memories. the nroce8sor. and the FASTBUS interface: however, in the end, au of theee'pieces muat be combined into a single integrated board, and some small number of engineers must~meticulously 6ort out the interfaces. In 6ome cases, the nieces designed bv different neonle do not fit. and more work L needed~omet~mee a very l&ge amount oi work-to make them fit. One would hope that very careful 6pecification of all the subassemblies would avoid such problems, but thii is difficult even with a fully documented standard interface such 6 CAMAC or FASTBUS, let alone with an artificial boundary placed in the middle of a deeign.
The same problem6 which plague design are carried over into the prototyping and te6ting phase. One can, and does, design and test the separate pieces, but the integrated unit must eventually be tackled. Presumably, lf one made a deliberate choice to parcel the design into smaller functional units each ln a FASTBUS module, more engineering horsepower could be brought to bear; however some of the important performance criteria would also be compromised. In research physics, above all we are trying to build very high performance tools, and compromises in the electronic6 are not looked upon kindly.
Finally, one must face the ttsting problems. This first of all demands another intensive engineering effort, since some level of adaptation of an existing tester is at least required, which involve6 both hardware and software effort. This problem will tend to fall again on the design engineer, or in the caee of a large complex 666embly such a6 described above, onto several design engineer6 and programmers.
But in addition, the problem6 of production testing must be dealt with, which involve6 additional technical support manpower and training, and probably additional test equipment.
In modern, high density, high performance electronics, testing become6 a major engineering and technical 6upport effort. For example, since the cost per unit area of the electronics is on the increase, even though the overall cost of the finished product ie hopefully on the decrease; and eince certain packaging technique6 such a6 hybrid and board surface mount make it more difficult to mount and remove components by the urrual methods; and since our electronics is becoming 'mounted in more inaccessible place6 within the detector assembly and therefore must operate with considerably higher reliability than otherwise; it is imperative that a much higher level of testing be performed during assembly than has been acceptable in the past. The various levels can be categorized a6 follows:
1 Custom IC tenting consists of three parts. The first proto-A-^ types willgenerally be manually probed-and the critical pieces of the circuitrv checked for functionality using standard test equipment jury-rigged on a probe station. To &t production die, II test program must be defined and implemented on a standard programmable wafer tester; this often involves a vendor other than the foundry which makes the chips, rince the latter are not set up for production testing and their testing costs are prohibitive.
The third level of die testing h a full functional test of packaged die at the ctnstomer'r rite, since the commercial tent machines in general cannot perform teab at the speeds required for meet physics applications, a condition which is likely to persist. The latter typically involvea designing a module which can accept nome samples of the packaged die and test them by program control under all the conditions expected in practice.
Custom hybrid testing can be simple or complex, depending upon the complexity of the device. Since devices used in high energy physics front ends tend to be complex, the more complex test problem will be described. The most difficult problems we have encountered are with large high density multilayer hybrids with double substrates; examples are the SLD Drift and Liquid Argon preamplifiers.
Building double rub&ate hybrids is not recommended, but in these two c~ea the packaging constraints were severe, and the design goals ambitious. For example, both units are equipped with a full randomly addressable and programmable calibration system, onhybrid pulse power control to reduce power dissipation, and in the case of the Drift unit. a fully imnlemented trigger detection section consisting of discrimhator-latch-serial readout for each channel, the digital section of which is instrumented on a custom gate array.
-. As many as rix different testers are required for such a unit: a separate substrate tester for each of the two bare rubstrates; a functional tester for each loaded substrate; a tester for the assembled hybrid; and a test box for use in conjunction with laser trimming of the calibration eection. Most of the requirements can be met by a single design with variations of test heads (probe cards) and roftware for each of the tests to be performed. In practice, it may be necessary to provide a vendor with all six testers aa stand-alone units, depending upon the production sequence envisaged. Obviously it is necessary to standardize and simplify the testing approach as much as possible.
ASIC and Hybrid Procurement Problems
Besides the engineering problems, all of the new technologies require a higher level of vendor eupport than the more common designs using standard parts on printed circuit boards. In addition to fabrication of the special devicea, special packaging and interconnect design.9 are required, in particular, surface mount technology (SMT). Industry is busily looking toward very extensive use of SMT, which will M)on become the dominant technology for sophisticated electronics.
It is vital for the laboratories to approach procurement of-the new technologies on II competitive bid basis, which in some%ssa is difficult to achieve. ASIC suppliers glibly promise second sourcing of designs, but in reality this cannot happen unless the designer a priori creates a "portable" design; this in turn requires a very detailed review of the design rules and tooling specifications for the Target" vendors, and the rendering of a design which can accommodate multiple vendor's rules. This desire almost dictate6 that the design be contracted independently of a given vendor, after which the prototype fabrication and nroduction can be let to bid. The chief danger to this approach is that some glitch may develop in the pr&ess, or the vendor may become uncooperative if all work is not done under his direct control.
Mask-making can be procured competitively, but again, some foundries will in&t that thL be done by themselves, or they refuse to process the job. Their mask costs may be double those of a third-party rupplier--cven though the foundry may ultimately use the same supplier! In a competitive bid, care must be taken to structure the bid process to achieve a guaranteed result, which may result in some compromises.
A test program must be produced in cooperation with a vendor, which in general la a subcontractor to the foundry. This phase is easily left out of the foundry bid and is better handled separately. It is also more economical to purchase wafers rather than tested die from a foundry.
Hybrid vendors are more numeroun but there appears to be a very wide spread in co& quotations for the same part. Qualification of such vendora is an important precursor to award, since Vow-balling" is not an uncommon practice, and, especially for difficult multilayer hybrids, great care must be taken in qualifying the vendor and some small fraction of the pro duction run, prior to entering full production.
All such procurements will proceed much more smoothly if full production design packages are produced in-house, and if the cost-estimating expertise exists in-house so that unreasonably high bids can be analyzed and weeded out. A reasonably broad vendor base is necessary to support prototyping of small quantities as well as production of the large runs.
Quite often fiscal year constraints will necessitate delivery options in the bid package which will not be exercised until some later time. It is obviously best to build in options for the full production run at the initiation of the package, in order to obtain the best possible pricing.
Conclusions
The trend toward ASIC's and similar systems-on-a-chip -technologies is fueling a new wave of innovation in detector electronics, just in time to address Borne of the problems being introduced by detectors which will approach a million channels of electronics. The cost-effectiveness of these technologies can be easily demonstrated, and the trend of the past twenty years of achieving more powerful electronics at a lower per-channel cost should receive a major impetus.
The investment required in the new technologies will reshape the work force of most laboratories, by providing more and better tools, and by requiring training or retraining of significant numbers of personnel. The need for new instrumentation standards will arise at new levels in the detectors of the future.
The laboratories must also invest heavily in integratingvarious CAE/CAD/CAM tools into a smoothly functioning system. They must also establish a new and different kind of working relationships with vendors and'ruppliem of both basic devices M well as standard packaged products. e The evolution of ASIC's poses many challenges but also promises potentially more benefits to the user community than --any development since the introduction of the first microprocemors over ten year8 ago.
